Source-Synchronous Networks-On-Chip (Record no. 92371)
[ view plain ]
000 -LEADER | |
---|---|
fixed length control field | 02830nam a22004815i 4500 |
001 - CONTROL NUMBER | |
control field | 978-1-4614-9405-8 |
003 - CONTROL NUMBER IDENTIFIER | |
control field | DE-He213 |
005 - DATE AND TIME OF LATEST TRANSACTION | |
control field | 20140220082505.0 |
007 - PHYSICAL DESCRIPTION FIXED FIELD--GENERAL INFORMATION | |
fixed length control field | cr nn 008mamaa |
008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION | |
fixed length control field | 131113s2014 xxu| s |||| 0|eng d |
020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
International Standard Book Number | 9781461494058 |
-- | 978-1-4614-9405-8 |
024 7# - OTHER STANDARD IDENTIFIER | |
Standard number or code | 10.1007/978-1-4614-9405-8 |
Source of number or code | doi |
050 #4 - LIBRARY OF CONGRESS CALL NUMBER | |
Classification number | TK7888.4 |
072 #7 - SUBJECT CATEGORY CODE | |
Subject category code | TJFC |
Source | bicssc |
072 #7 - SUBJECT CATEGORY CODE | |
Subject category code | TEC008010 |
Source | bisacsh |
082 04 - DEWEY DECIMAL CLASSIFICATION NUMBER | |
Classification number | 621.3815 |
Edition number | 23 |
100 1# - MAIN ENTRY--PERSONAL NAME | |
Personal name | Mandal, Ayan. |
Relator term | author. |
245 10 - TITLE STATEMENT | |
Title | Source-Synchronous Networks-On-Chip |
Medium | [electronic resource] : |
Remainder of title | Circuit and Architectural Interconnect Modeling / |
Statement of responsibility, etc | by Ayan Mandal, Sunil P. Khatri, Rabi Mahapatra. |
264 #1 - | |
-- | New York, NY : |
-- | Springer New York : |
-- | Imprint: Springer, |
-- | 2014. |
300 ## - PHYSICAL DESCRIPTION | |
Extent | XIII, 143 p. 95 illus., 10 illus. in color. |
Other physical details | online resource. |
336 ## - | |
-- | text |
-- | txt |
-- | rdacontent |
337 ## - | |
-- | computer |
-- | c |
-- | rdamedia |
338 ## - | |
-- | online resource |
-- | cr |
-- | rdacarrier |
347 ## - | |
-- | text file |
-- | |
-- | rda |
505 0# - FORMATTED CONTENTS NOTE | |
Formatted contents note | Introduction -- Clock Distribution for fast Networks-on-Chip -- Fast Network-on-Chip Design -- Fast On-Chip Data transfer using Sinusoid Signals -- Conclusion and Future Work. |
520 ## - SUMMARY, ETC. | |
Summary, etc | This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a NoC can be designed and optimized. Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic. • Describes novel methods for high-speed network-on-chip (NoC) design; • Enables readers to understand NoC design from both circuit and architectural levels; • Provides circuit-level details of the NoC (including clocking, router design), along with a high-speed, resonant clocking style which is used in the NoC; • Includes architectural simulations of the NoC, demonstrating significantly superior performance over the state-of-the-art. |
650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM | |
Topical term or geographic name as entry element | Engineering. |
650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM | |
Topical term or geographic name as entry element | Computer science. |
650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM | |
Topical term or geographic name as entry element | Electronics. |
650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM | |
Topical term or geographic name as entry element | Systems engineering. |
650 14 - SUBJECT ADDED ENTRY--TOPICAL TERM | |
Topical term or geographic name as entry element | Engineering. |
650 24 - SUBJECT ADDED ENTRY--TOPICAL TERM | |
Topical term or geographic name as entry element | Circuits and Systems. |
650 24 - SUBJECT ADDED ENTRY--TOPICAL TERM | |
Topical term or geographic name as entry element | Processor Architectures. |
650 24 - SUBJECT ADDED ENTRY--TOPICAL TERM | |
Topical term or geographic name as entry element | Electronics and Microelectronics, Instrumentation. |
700 1# - ADDED ENTRY--PERSONAL NAME | |
Personal name | Khatri, Sunil P. |
Relator term | author. |
700 1# - ADDED ENTRY--PERSONAL NAME | |
Personal name | Mahapatra, Rabi. |
Relator term | author. |
710 2# - ADDED ENTRY--CORPORATE NAME | |
Corporate name or jurisdiction name as entry element | SpringerLink (Online service) |
773 0# - HOST ITEM ENTRY | |
Title | Springer eBooks |
776 08 - ADDITIONAL PHYSICAL FORM ENTRY | |
Display text | Printed edition: |
International Standard Book Number | 9781461494041 |
856 40 - ELECTRONIC LOCATION AND ACCESS | |
Uniform Resource Identifier | http://dx.doi.org/10.1007/978-1-4614-9405-8 |
912 ## - | |
-- | ZDB-2-ENG |
No items available.