000 05565nam a22006015i 4500
001 978-94-007-1488-5
003 DE-He213
005 20140220083833.0
007 cr nn 008mamaa
008 110907s2011 ne | s |||| 0|eng d
020 _a9789400714885
_9978-94-007-1488-5
024 7 _a10.1007/978-94-007-1488-5
_2doi
050 4 _aTK7888.4
072 7 _aTJFC
_2bicssc
072 7 _aTEC008010
_2bisacsh
082 0 4 _a621.3815
_223
100 1 _aVoros, Nikolaos.
_eeditor.
245 1 0 _aVLSI 2010 Annual Symposium
_h[electronic resource] :
_bSelected papers /
_cedited by Nikolaos Voros, Amar Mukherjee, Nicolas Sklavos, Konstantinos Masselos, Michael Huebner.
264 1 _aDordrecht :
_bSpringer Netherlands,
_c2011.
300 _aX, 346 p.
_bonline resource.
336 _atext
_btxt
_2rdacontent
337 _acomputer
_bc
_2rdamedia
338 _aonline resource
_bcr
_2rdacarrier
347 _atext file
_bPDF
_2rda
490 1 _aLecture Notes in Electrical Engineering,
_x1876-1100 ;
_v105
505 0 _a1. Intelligent NOC Hotspot Prediction -- 2. Accurate Asynchronous Network-on-Chip Simulation Based on a Delay-Aware Model -- 3. Trust Management Through Hardware Means: Design Concerns and Optimizations -- 4. MULTICUBE: Multi-Objective Design Space Exploration of Multi-Core Architectures -- 5. 2PARMA: Parallel Paradigms and Run-time Management Techniques for Many-Core Architectures -- 6. Adaptive Task Migration Policies for Thermal Control in MPSoCs -- 7. A High Level Synthesis Exploration Framework with Iterative Design Space Partitioning -- 8. A Scalable Bandwidth Aware Architecture for Connected Component Labelling -- 9. The SATURN Approach to SysML-based HW/SW Codesign -- 10. Mapping Embedded Applications on MPSoC - The MNEMEE approach -- 11. The MOSART Mapping Optimisation for Scalable Multi-core ARchiTecture -- 12. XMSIM: EXtensible Memory SIMulator for Early Memory Hierarchy Evaluation -- 13. Self-Freeze Linear Decompressors: Test Pattern Generators for Low Power Scan Testing -- 14. SUT-RNS Forward and Reverse Converters -- 15. Off-Chip SDRAM Access Through Spidergon STNoC -- 16. Digital Microfluidic Biochips: A Vision for Functional Diversity and More than Moore -- 17. FPGA Startup through Sequential Partial and Dynamic Reconfiguration -- 18. Two Dimensional Dynamic Multigrained Reconfigurable Hardware -- 19. System Level Design for Embedded Reconfigurable Systems using MORPHEUS Platform -- 20. New Dimensions in Design Space and Runtime Adaptivity for Multiprocessor Systems through Dynamic and Partial Reconfiguration: The RAMPSoC Approach.
520 _aThis book intends to serve as a basis for presenting to young and experienced scientists the latest advances in VLSI technology and related areas, and how they can be effectively employed for the design of modern systems. All contributions to the book have been carefully written, focusing on the pedagogical aspect so as to become a relevant teaching material. Therefore, this book addresses in particular students, postgraduate programmers/engineers or anyone interested in learning about the state-of-the-art technology in: Architecture - Level Design Solutions Embedded System Design Emerging Devices and Nanocomputing Reconfigurable Systems The book attempts to encompass both theory and technology, and both theoretical and practical design aspects. The authors present the latest research results, ideas, developments, and applications in the above areas that directly influence and become influenced by VLSI circuits, systems and design methods to system level design and Systems-on-Chip. The book includes twenty chapters, divided in four parts. Part I, presents Architecture - Level Design Solutions and especially network-on-chip technologies, cryptographic hardware engineering, multi-core architectures and architectures beyond CMOS; Part II, entitled Embedded System Design, presents novel approaches for designing the next generation of embedded systems focusing on MPSoC and multi-core technologies; Part III is devoted to Emerging Devices and Nanocomputing and presents techniques for efficiently designing and simulating memory systems and converters with low power testing techniques, while it also provides the latest technology on digital microfluidic biochips; Finally, Part IV presents state-of-the-art technologies for Reconfigurable Systems based on FPGA technology and multi-grained reconfigurable hardware.
650 0 _aEngineering.
650 0 _aComputer science.
650 0 _aOperating systems (Computers).
650 0 _aComputer network architectures.
650 0 _aBioinformatics.
650 0 _aElectronics.
650 0 _aSystems engineering.
650 1 4 _aEngineering.
650 2 4 _aCircuits and Systems.
650 2 4 _aComputer Systems Organization and Communication Networks.
650 2 4 _aRegister-Transfer-Level Implementation.
650 2 4 _aPerformance and Reliability.
650 2 4 _aComputational Biology/Bioinformatics.
650 2 4 _aElectronics and Microelectronics, Instrumentation.
700 1 _aMukherjee, Amar.
_eeditor.
700 1 _aSklavos, Nicolas.
_eeditor.
700 1 _aMasselos, Konstantinos.
_eeditor.
700 1 _aHuebner, Michael.
_eeditor.
710 2 _aSpringerLink (Online service)
773 0 _tSpringer eBooks
776 0 8 _iPrinted edition:
_z9789400714878
830 0 _aLecture Notes in Electrical Engineering,
_x1876-1100 ;
_v105
856 4 0 _uhttp://dx.doi.org/10.1007/978-94-007-1488-5
912 _aZDB-2-ENG
999 _c109494
_d109494