Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications [electronic resource] / by Gaurav Singh, Sandeep K. Shukla.
By: Singh, Gaurav [author.].
Contributor(s): Shukla, Sandeep K [author.] | SpringerLink (Online service).
Material type:
BookPublisher: New York, NY : Springer New York, 2010Description: X, 240p. 200 illus., 100 illus. in color. online resource.Content type: text Media type: computer Carrier type: online resourceISBN: 9781441964816.Subject(s): Engineering | Computer aided design | Systems engineering | Engineering | Circuits and Systems | Computer-Aided Engineering (CAD, CAE) and DesignDDC classification: 621.3815 Online resources: Click here to access online Related Work -- Background -- Low-Power Problem Formalization -- Heuristics for Power Savings -- Complexity Analysis of Scheduling in CAOS-Based Synthesis -- Dynamic Power Optimizations -- Peak Power Optimizations -- Verifying Peak Power Optimizations Using SPIN Model Checker -- Epilogue.
Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications Gaurav Singh Sandeep K. Shukla This book introduces novel techniques for generating low-power hardware from a high-level description of a design in terms of Concurrent Action-Oriented Specifications (CAOS). It also describes novel techniques for formal verification of such designs. It will provide the readers with definitions of various power optimization and formal verification problems related to CAOS-based synthesis, necessary background concepts, techniques to generate hardware according to the design’s power requirements, and detailed experimental results obtained by applying the techniques introduced on realistic hardware designs. •Presents detailed analysis of various power optimization problems associated with high-level synthesis, as well as novel techniques for reducing power consumption of hardware designs at a higher level of abstraction; •Discusses various formal verification issues associated with synthesizing different possible versions of a hardware design (differing in their latency, area, and/or power consumption); •Includes detailed experimental results obtained by applying the techniques introduced on benchmark hardware designs.
There are no comments for this item.